Sector Logic FPGA demonstrator simulation , implementation and tests

نویسندگان

  • V. Bocci
  • E. Petrolo
چکیده

DRAFT This document has not been approved and may contain factual errors. Abstract Abstract here. To change document date, double click on the date above. Sector Logic FPGA demonstrator simulation, implementation and tests ATL-T/DAQ-xxx-00 ATLAS Muon 22 May 2000 2 1 Introduction Document History 1 Introduction The first level muon trigger for the barrel in ATLAS is based on fast geometric coincidence between the various planes of the muon spectrometer surrounding the detector. In order to perform the trigger algorithm special dedicated detectors (RPC, Resistive Plate Chambers) with digital readout and with a spatio-temporal resolution of 1 cm x 1 ns are used. The algorithm is performed separately in η and φ in order to reduce the fake trigger rate due to the background. The trigger chambers are arranged in three different planes from the interaction point, each chamber has four series of strips (two along η and two along φ). There are a total of six planes of RPC strips per view (the number of RPC strips planes is redundant in order to reduce the fake trigger rate due to the background). The trigger algorithm is executed for low and for high P T. • For the low P T algorithm, if a strip is hit in the pivot plane (RPC2) the trigger processor searches for an hit in the first trigger chambers plane (RPC1) looking inside a cone whose axis is on the line that conjuncts the hitted point in RPC2 with the nominal interaction point, whose vertex is on the RPC2 plane and whose opening gives the cut on P T. A valid trigger is generated if RPC1 and RPC2 are hit in coincidence For each threshold it is possible to set a 2/4, 3/4 or 4/4 majority.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Implementation of a Digital Beamformer in an Fpga Using Distributed Arithmetic

The FPGA technology has lately become an attractive alternative for implementation of a wide range of DSP applications. In this paper we discuss an implementation of radar phase array antenna system. The final implementation of this beamformer is to be used in a demonstrator of such a radar system. The critical component of the digital beamformer when both throughput and chip area is considered...

متن کامل

Monte Carlo Simulation of Radiation effects in protection layers of logical cell of the digital gate in ‎the FPGA for electron and proton rays Using the FLUKA Code

In this paper, radiation effects in protection layers of logical cell of the digital gate in the FPGA for electron and proton rays was simulated Using the FLUKA Code. by using of the Monte Carlo simulation, the electron and proton transport into the logical cell of the digital gate in the FPGA will be studied. In this simulation, the maximum energy of the electrons and protons at the entrance o...

متن کامل

FPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing

This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...

متن کامل

Generation of Three-Phase PWM Inverter using Xilinx FPGA and its Application for Utility Connected PV System (RESEARCH NOTE)

Analysis and practical implementation of the regular symmetric sampled three-phase PWM inverter waveform has been presented in this paper. It is digitally implemented on a Xilinx field programmable gate array FPGA, and the essential considerations involved in the feasibility of using a Xilinx XC4008E software-based to generate PWM has been discussed. All the necessary Xilinx hardware/software t...

متن کامل

A New Implementation of Maximum Power Point Tracking Based on Fuzzy Logic Algorithm for Solar Photovoltaic System

In this paper, we present a modeling and implementation of new control schemes for an isolated photovoltaic (PV) using a fuzzy logic controller (FLC). The PV system is connected to a load through a DC-DC boost converter. The FLC controller provides the appropriate duty cycle (D) to the DC-DC converter for the PV system to generate maximum power. Using FLC controller block in MATLABTM/Simulink e...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2000